The future of pluggable modules at 1.6 Tb/s
Numerous individuals contributed to the development of the QSFP-DD1600 MSA specification and Thermal whitepaper. Many inputs into this presentation came directly from that work.
YoAhorroEnergia Data Infrastructure (YAE) delivers modular data centers, edge data centers, server rack systems, cold/hot aisle containment, EMS, smart PDU, and AC/DC distribution solutions for Africa and Europe.
HOME / Poland 1 6T Optical Module QSFP-DD - YoAhorroEnergia Data Infrastructure
Poland 1 6T Optical Module QSFP-DD - YoAhorroEnergia Data Infrastructure [PDF]
Numerous individuals contributed to the development of the QSFP-DD1600 MSA specification and Thermal whitepaper. Many inputs into this presentation came directly from that work.
It offers greater internal space and higher power capacity than QSFP-DD, making it a preferred choice for high-speed applications such as AI and HPC networks.
QSFP-DD is a new module and cage/connector system similar to current QSFP, but with an additional row of contacts providing for an eight lane electrical interface.
1.6T OSFP DR8(Retimer) The MTRO-D5F8CB Transceiver is a high performance, cost effective module for optical data communication applications supporting 1.6T Ethernet.
July 11, 2019 – QSFP-DD Hardware Specification for QSFP DOUBLE DENSITY 8X PLUGGABLE TRANSCEIVER – Rev 5.0 May 8, 2019 – Common Management Interface Specification – Rev 4.0
Cisco QSFP-DD and OSFP 800G coherent optical modules are supported on Cisco switches and routers. For more details, refer to the Cisco Transceiver Modules Compatibility Matrix.
The WaveLogic™ 6 Extreme (WL6e) 2 x 1.6T 8 x QSFP-DD/QSFP-DD800 Module introduces the industry''s first 1.6 Tb/s coherent technology to the Waveserver® platform, enabling unmatched
With 4x2 lane 224 Gb/s PAM4 performance, it supports 1.6T applications and remains backward compatible with 56G and 112G QSFP-DD products and legacy QSFP products. Designed
Powered by Greylock and Delphi DSP ASICs, and silicon photonic integrated circuits (PICs) for an optimized co-packaged design with 3D Siliconization. Supports an expansive list of interoperability